Abstract-A new latching comparator probe is described. The probe is being developed as part of an effort to augment voltage measurement capability in the 10Hz to 1 MHz frequency range. The probe offers an input voltage range of::l::l0V,input impedance of 1 MO and root mean square noise referred to the input as low as 55 IL~The probe's 3-dB bandwidth is approximately 20 MHz. Total harmonic distortion is as low as -93 dB at 50 kHz. Gain flatness is within ::1::10 ILVN from 100 Hz to 100 kHz. Improved step settling performance is achieved using a technique that minimizes circuit thermal errors. The probe's input range can be extended with a frequency-compensated I-MO input impedance attenuator allowing measurement of pulses in the microsecond regime up to 100~The attenuator can be compensated further with a digital filtering algorithm to achieve gain accuracy better than 100 ILVN.
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I. INTRODUCTION
A low-noise latching comparator probe is being developed at the National Institute of Standards and Technology (NIST) to augment existing measurement capability for repetitive signals ranging in frequency from 10Hz to I MHz. The probe is designed to work in conjunction with a wideband sampling voltmeter mainframe also developed at NIST. The voltmeter was designed to make wideband root mean square (rms) voltage measurements with accuracy comparable to that of instruments employing thermal converter technology, but requiring less measurement time and minimal operator intervention [I] . As a sampling and digitizing instrument, the voltmeter is also capable of measuring waveform parameters other than rms such as harmonic distortion, phase, and step settling response. Developed along with the voltmeter mainframe was a front-end sampling probe built around an NIST-designed application specific integrated circuit (ASIC) latching comparator [2] . Although the ASIC probe's performance is impressive for measurements in the RF range, its intrinsic rms noise ('" 400 J..t V), input impedance (50 0), and input voltage range (::1::2 V) are not well suited to lower frequency measurement applications such as distorted power, impedance, or pulses of microsecond or greater duration. The new probe will complement the ASIC probe and extend the sampling voltmeter's capability to include lower frequency, higher accuracy measurement applications. The new probe trades high bandwidth for much lower noise while offering very high input impedance, a wider input voltage range, comparable gain flatness over the 10Hz to 100 kHz frequency range and better static linearity. These performance characteristics are needed to support an NIST Special Test measurement service for pulse settling [3] and other NIST measurement areas including power, ac rms voltage, and impedance.
Design goals of the probe included an input voltage range of -10 to + 10 V, rmS noise less than or equal to 40 J..t V, input impedance greater than or equal to 1 MO, gain flatness less than or equal to 10 Ji, VN from 10Hz to 100 kHz, step settling time of 200 ns to achieve a settling error of 10 J1 VN and static linearity error of less than 20 J1VN of full scale over an input voltage range of -10 to + 10 V. An additional design goal was that the probe be able to accommodate a high input impedance (1 MO) voltage attenuator for measuring signals up to 100 V Since a comparator capable of delivering this performance was not available, an effort was undertaken to develop one. This paper describes the development effort and presents a few selected test results. Probe performance so far meets nearly all target goals and full compliance is expected from followup versions of the probe in the near future.
II. PROBE DESCRIPTION
As shown in Fig. I , the latching comparator probe forms the comparator portion of a successive approximation type analog-to-digital converter (ADC) operating in equivalent time and at the same time performs the sampling function. A single conversion is obtained through a series of successive approximations, each occurring on a different period of the waveform being digitized. As each conversion is completed, the timebase delay is increased by one sample period allowing the next point on the waveform to be sampled. As implemented, the sampling mainframe's digitizing resolution is 16 bits.
The probe is comprised ofalatching comparator and companion circuitry to interface the comparator to the sampling mainframe. Fig. 2 shows the measurement setup. The digital-to-analog converter (DAC) reference, strobe logic, and comparator decision output signals are sent and received differentially through individually shielded twisted pair cables that together comprise the probe umbilical harness. The probe is housed in a hand-sized metal enclosure. The probe input connector is type N. The umbilical connector is a standard 25-pin D connector. Fig. 3 shows a simplified schematic of the latching comparator part ofthe probe. A latching comparator has two modes of operation-tracking and latching. In the tracking mode, the comparator tracks the input difference while the latch is disabled. In latching U.S. Government work not protected by U.S. copyright. ode, the input amplifier (and subsequent tracking stages if P~sent) is disabled and the latch enabled causing the output of t e input amplifier at the latching instant to be regeneratively amp ified by positive feedback producing logic levels at the output [ ]. Sampling occurs within the comparator's latch rather than p 'or to preamplification. Comparators of this type have found idespread application in high speed, fully parallel ADCs [5] , [~] . The latching comparator's simplicity, ease of construction, .gh performance, and flexibility to accommodate a refinement signed to minimize signal induced thermal errors made it the chitecture of choice for this application.
III. DESIGNCONSIDERATIONS
Several considerations guided the design approach. Because any factors can affect settling time including capacitor dielectric absorption, slew rate, saturation recovery, and thermal transients, to name a few, settling time usually is not specified in terms of settling error less than 100 ILVN of full scale [7] .
For the latching comparator described in this paper, the dominant source of settling error and corresponding gain flatness error below 100 J.£ VN is thermal error arising from unequal self heating of the transistors comprising the differential pairs, particularly in the input stage. To meet the gain flatness and settling time requirements, minimizing signal induced thermal errors is a necessity. Therefore, a decision was made to use an approach similar to the enabling technique described in [2] . While a variety of commercial voltage comparator devices is available, a latching comparator that could accommodate a signal range of:l: 10 V could not be found and there did not appear to be a straightforward way to address thermal errors present in an off-the-shelf device. If a custom design approach was to be taken, then compatibility with the voltmeter mainframe requiredthat the probe have some form of differencing or comparison input to be able to compare the input signal with the mainframe's digital-to-analog converter (DAC) reference. Here, the high input impedance and low-noise requirements ruled out a resistive divider or bridge approach, and, for similar reasons, an operational amplifier based architecture was ruled out as well. The chosen approach would require the use of devices capable of sustaining signal levels between -10and + 10V andeven greater power supply voltages. From these considerations, a design approach was chosen similar to that taken with the ASIC comparator but using carefully selected discrete devices on a carefully laid out printed circuit board.
IV TEST RESULTS
Selected test results are presented. Descriptions ofthe various test methods and sine fitting algorithm used may be found in [8] and [9] .
A. Noise
Probe noise was determined by applying to the probe input a low-frequency (100 Hz) sine wave having a small, peak amplitude ('" 10 mV). To minimize the effects that noise and distortion components from the source would have on the test result, the signal was significantly attenuated before being applied to the probe. The frequency of 100 Hz was chosen so that signal distortion caused by the probe itself would be negligible. A 1000point data record was collected at a sample rate of 20 IJ,S per sample. The record was then fitted to a sine wave using a four-parameter least squares sine fit method. Probe noise was determined from the variance of the residuals of the sine fit. The contribution to the computed value from quantization noise was removed by subtracting Q2/12 from the computed variance where Q is the code bin size. The assumption that quantization noise power is approximated by Q2/ 12 is justified on the grounds that the signal traverses enough code bins to produce Table I lists the noise standard deviation values for four full scale range settings of the probe. The probe's full scale range is set by the attenuation factor in the probe's differential receiver amplifier applied to the mainframe DACreference signal. Signal-to-noiseratio or related parameters such as effective bits are omitted from this discussion because only the performance of the probe itself is being reported and not the overall performance of the sampling comparator system of which the probe is a part.
B. TotalHarmonic Distortion (THD)
The probe's total harmonic distortion was measured with a 50 kHz sinusoidal signal. To minimize the effect that distortion components from the source would have on the test result, the source was filtered toensure that the amplitudes of all harmonics of the signal frequency were at least 120 dB below the signal amplitude. Table II lists 
C.I Gain Flatness VersusFrequency
The 3-dB bandwidth of the probe is approximately 20 MHz. T .s result can be obtained either by a swept sine measurem nt or from the probe's transition duration in response to a st p input. One of the principal applications of the probe is to m asure ac rms accurately. To characterize the probe for this p rpose, its frequency response was measured between 100 Hz d 100 kHz using a swept sine test method against a commerci~ac/dc thermal transfer standard with direct traceability to ST thermal voltage converter (TVC) standards. The measurem nt was made by connecting a sinusoidal source to the inputs o both the probe and the transfer standard using a coaxial tee c ection. To minimize timing jitter, the signal itself was used to trigger the sampling mainframe through a tap at the measu ement plane with a second tee. The peak signal amplitude w s 4.5 V measured on the probe's :i: 10-V scale. Fig. 4 plots th result of this measurement. Because it is not relevant to the co putation of rms, the phase response of the probe has not yet b n characterized. However, phase response is a parameter of in erest and will be the subject of a future investigation.
D.I Settling Time
he step settling response of the probe was measured W ! h a reference step generator designed to output a nearly id al step-like waveform. Fig. 5 shows the response of the pr be to a 0.5 V step whose 10% to 90% transition duration is approximately 15 ps. In the figure, the 50% point of the step's rising transition occurs at time 0 J.l,S. The curve labeled "bias currents switched" shows the step settling response with the probe configured so that the tracking stages' bias currents are held off until 300 ns prior to strobing using an enabling technique described in [2] . The curve labeled "Bias currents always on" shows the step settling response with the probe configured so that the tracking stages' bias currents are held constant as would be the case in a typical amplifier or comparator circuit. The improvement in settling response due to enabling is evident. Further study examining the effects of different enabling times is ongoing. Enabling can also improve gain flatness in the frequency domain. Determining the probe's frequency response from step response data allows the probe to be calibrated independent of thermal converters and is the subject of ongoing work at NIST [10] , [11] .
E. High Voltage Pulse Response
The probe may be used to measure signals with amplitudes up to several hundred volts at frequencies from dc to 20 MHz if a suitable voltage attenuator is present at the signal input. To minimize loading of the source and power dissipation in the attenuator and associated thermal errors, the attenuator should use relatively high resistance values. However, unless compensated, a high output resistance from the attenuator will form a low-pass filter with the input capacitance of the latching comparator reducing the probe's bandwidth. To maintain bandwidth, a conventional frequency compensation scheme may be used as shown in Fig. 6 . When Rl C1 = R2(C2I1Cprobe), the input to output transfer function of the network is purely real. In practice, it is difficult to match the attenuator impedances (including the probe input capacitance) to better than about 1%. For applications requiring uncertainties better than 1%, the attenuator's frequency response may be compensated further using a digital filter on the sampled data. The digital filter compensates for mismatch between the high side and low side impedances ofthe attenuator by providing a transfer function that is the inverse of the attenuator's transfer function.
The digital filter is derived as follows. The transfer function of the frequency compensated attenuator may be written as where ao = RlR2C1, al = R2, bo = R1R.2(C1+ C2) and hI = R.1+ R.2.
The inverse Fourier transform of this expression givesthe impulse response h(t) of the filter h(t) = ao 8(t) + (~_ where kT are discrete sample times occurring at integer multiples of the sample period T. This expression can be simplified as
where Wo= (R1 + R2)/R2, WI = (Cl + C2)/C1 and W2= l/(RI C1) are the three governing parameters of the attenuator response.Numerical compensation of the attenuator is achieved by computing hi (kT) for a given sample rate and record size and then convolvingprobe data with this impulse response. Alternatively, the inverse filter can be implemented with an equivalent two-step process. The exponential component of (4) acts upon the data in a manner that can be represented by a first-order infinite impulse response (UR) filter
Yk-l (5a) (2) and the impulsive component of (4) is accounted for by adding to the intermediate result, Y~,of (5a) the input data, Xk, appropriately weighted Yk = Y~+ WIXk.
(5b) Fig. 7 illustrates one method for obtaining the filter's coefficients. A 100-V pulse generator drives the I-MO attenuator to be corrected connected to the probe on mainframe channel A. The generator also connects to a reference sampler consisting of a wideband ASIC probe and a wideband 50-0 attenuator on channel B. The data collected through the low-noise probe channel are filtered by the attenuator inverse filter using initial estimates for the filter coefficients. A nonlinear least squares fitting algorithm fits the filtered data to the reference channel data iteratively until an appropriate stopping criterion is reached.
he procedure goes as follows. We define an error function, r(wo, WI, W2, offset) as err = chI3 -chA * hi + offset.
here "*' denotes the convolution operation. The function rr(wo, WI, W2, offset) is the difference between the desired utput as measured by the reference channel B and the corrected (inverse filtered) probe data measured on channel A ith allowance made for an offset. We wish to find the set of arametersx = [wo WI w2 offset.] that minimizes thẽ rror function in a least squares sense over all data points in the r cord. Note that in the reference channel data, pulse transition t mes are much smaller than in the new probe data record ecause the ASIC probe and 50-n attenuator combination as much higher bandwidth. Because we are attempting to orrect only the transfer function of the I-Mn attenuator and ot the difference in bandwidth between the new probe and the SIC probe, for pulse measurements,we exclude points in the icinity of the transitions from the fit. Note also that because the transition frequency of the attenuator is much less than the andwidth of the probe, the inverse filter is fitted entirely to the sponse of the attenuator and not to the response of the probe hich is almost completely flat in the vicinity of the transition equency. Since the function err is nonlinear in the parameters, e use Newton's method to search iteratively for the minimum rror. Because the set of equations is overdetermined, the iterative Newton procedure has the form here each column contains the partial derivative of the error nction with respect to a different parameter at each data oint. The partial derivatives are determined numerically. For xample, to determine the sensitivity of the error function to e Woparameter, we compute (9) , at the bottom of the page, ith a suitably small~wo. As already noted, once determined, Ihefilter coefficientsmay be used to resample the filter impulse 'esponsefor data collected at any sample rate. A latching comparator probe is being developed to support an NIST Special Test Measurement Service for repetitive pulse waveforms and to respond to external customers' needs for accurately measuring ac rms and pulse waveform parameters. The probe works in conjunction with an NIST developed wideband sampling voltmeter mainframe and is part of an ongoing effort to improve voltage measurement capability in the 10Hz to 1 MHz frequency range. Several of the probe's performance parameters were discussed including intrinsic noise, total harmonic distortion, gain flatness versus frequency, and step settling time. Use of the probe with a high-input impedance, frequency compensated attenuator for measuring signals up to 100 V was also discussed. A digital filter algorithm for further compensating the attenuator to 100 J.L VIV gain accuracy was described. would also like to thank R. Palm for his contribution to the fabrication and assembly of the probe and supporting hardware. From 1988 to 1999, he was with the National Aeronautics and Space Administration designing mixedsignal electronic instrumentation for space-borne scientific instruments. Since 1999, he has been with the Electricity Division, National Institute of Standards and Technology (NIST), Gaithersburg, MD, where he is currently working to develop precision sampling instrumentation and improved methods for testing complex electronic devices.
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